Abstract-We present a comparative leakage analysis of germanium-on-insulator (GeOI) FinFET and germanium on bulk substrate FinFET (Ge bulk FinFET) at device and circuit levels. Band-to-band tunneling (BTBT) leakage-induced bipolar effect is found to result in an amplified BTBT leakage for GeOI FinFET. Device and circuit designs to mitigate the amplified BTBT leakage of GeOI FinFETs are suggested. The effectiveness of various high threshold voltage technology options including increasing channel doping, increasing gate length and drain-side underlap for leakage reduction is analyzed.
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I. INTRODUCTION

F
inFET has emerged as the prime candidate for extremely scaled MOSFETs due to its superior control of shortchannel effects (SCEs) [1] - [3] . Germanium device offers high mobility [4] - [8] . However, due to its high permittivity and low bandgap, germanium device suffers from SCE and severe band-to-band tunneling (BTBT) leakage. Combining the advantages of the FinFET structure and the high mobility of Ge becomes a promising approach for future high-performance MOSFETs [9] - [12] . Si-on-insulator (SOI) FinFET and Si bulk FinFET have been studied [13] - [15] , and the results showed that Si FinFET on bulk substrate with an optimized punch through stopper (PTS) doping [16] underneath the channel region can exhibit comparable performance and leakage with that on SOI substrate. However, a comparative leakage analysis between germanium-on-insulator (GeOI) FinFET and Ge bulk FinFET has rarely been seen.
In this work, the BTBT leakage current in the GeOI FinFET is shown to be amplified due to the bipolar effect, and various device design strategies for mitigating the bipolar gain (β) and leakage current of GeOI FinFETs are examined. This work is organized as follows. Section II describes the device design, simulation methodology, and device characteristics. Section III investigates the device and circuit designs to suppress the [19] .
amplified BTBT leakage due to the BTBT-induced bipolar effect. Section IV is the conclusion. The BTBT model [17] , [18] is calibrated with the experimental data at various V ds in [19] , as shown in the inset of Fig. 2 . The bandgap widening due to quantum confinement is considered for the 7-nm fin width (W fin ) GeOI and Ge bulk FinFETs. The GeOI/Ge bulk FinFETs and circuits are analyzed using TCAD mixed-mode simulations [20] .
Si bulk FinFET with optimized doping shows similar intrinsic device performance (I off versus I on ) compared with the SOI FinFET at high and low V ds [13] , [14] . Fig. 2 shows that the GeOI FinFET exhibits comparable DIBL, subthreshold swing, and leakage at V ds = 0.05 V as compared with the Ge bulk FinFET with PTS. However, the leakage currents are different between the GeOI FinFET and the Ge bulk FinFET at V ds = 1 V. Fig. 3 shows the leakage components for the GeOI FinFET and Ge bulk FinFET at V gs = 0 V and V ds = 1 V. The leakage components of the GeOI FinFETs include the BTBT hole current I b,hole , the amplified BTBT current (β × I b,hole ) due to bipolar effect [21] , and the subthreshold leakage current (I sub−vt ), while the leakage components of Ge bulk FinFETs only include the BTBT hole current (I b,hole ), and the subthreshold leakage current (I sub−vt ).
For Ge bulk FinFET, as BTBT occurs, I b,hole flows into the substrate contact and hole concentration in the channel is much lower than the GeOI FinFET. Therefore, the BTBTinduced bipolar effect is not observed in the Ge bulk FinFETs. The total leakage I off for Ge bulk FinFET equals the sum of I b,hole and I sub−vt . The leakage components of the GeOI FinFET and Ge bulk FinFET at various V ds are shown in Fig. 3 . The I off of GeOI FinFET is dominated by the BTBTinduced bipolar current (β × I b,hole ) at V ds > 0.4 V. For Ge bulk FinFET, the I off is dominated by the BTBT leakage I b,hole at V ds > 0.6 V, and by the subthreshold leakage (I sub−vt ) at V ds < 0.6 V. Therefore, the BTBT-induced bipolar leakage needs to be considered for GeOI FinFET when it is compared with the Ge bulk FinFET. 
III. MITIGATION OF BTBT-INDUCED BIPOLAR LEAKAGE IN GeOI FinFETs
Power-performance optimization often requires devices with multiple threshold voltages (V t ) [22] - [24] . High threshold voltage (HVT) transistors are typically employed for noncritical paths to reduce the leakage, while low threshold voltage (LVT) transistors are used for the critical paths. Several kinds of device design can be used to achieve HVT transistors. Asymmetric gate-to-source/drain underlap devices have been used in the static random access memory (SRAM) cell to adjust the threshold voltages and improve the cell leakage and stability [25] , [26] . Increasing gate length was used in a microprocessor design [27] . Increasing the channel doping increases the total depletion charge in the device channel, hence increasing the V t . Fig. 4 shows the schematics of (LVT, L g = 18 nm) and different HVT FinFETs options including drain-side underlap (L und = 4 nm), increasing channel doping (N ch = 2e18 cm −3 ), and increasing gate length (L g = 22 nm). The effectiveness of the HVT options to suppress the BTBT-induced bipolar leakage in the GeOI FinFET is examined. underlap length (L und ) increases, the BTBT width increases, thus reducing the I b,hole and bipolar current (β × I b,hole ) for the Ge bulk and GeOI FinFETs. Using HVT (N ch ) is the least effective way to reduce the I off of the GeOI and Ge bulk FinFETs at V ds = 1 V. As V ds scales down to 0.4 V (Fig. 6) , the I off of LVT GeOI FinFET is dominated by the bipolar current (β × I b,hole ), therefore, using HVT (L und ) is the most effective to reduce I off . On the other hand, for Ge bulk FinFET at V ds = 0.4 V, using HVT (L und ), HVT (L g ), and HVT (N ch ) shows the comparable reduction in I off because the I off of Ge bulk FinFET is dominated by the subthreshold leakage (I sub−vt ), and I sub−vt strongly depends on the threshold voltage. The effectiveness of using HVT (L und ), HVT (L g ), and HVT (N ch ) to reduce the leakage of the Ge bulk FinFET is different between V ds = 1 V and V ds = 0.4 V because the leakage of Ge bulk FinFET is dominated by the BTBT current at V ds = 1 V and by the subthreshold leakage current at V ds = 0.4 V. Fig. 7 shows the impact of different device design on the bipolar gain (β) and the BTBT current I b,hole of GeOI FinFET. The bipolar gain of the GeOI FinFET can be effectively suppressed by reducing the fin width (W fin ), fin height (H fin ) and EOT, and increasing channel doping (N ch ) and gate length (L g ). Using drain-side underlap (L und ) and reducing buried oxide thickness (T BOX ) show smaller impact in reducing the bipolar gain. This is because the body potential can be well controlled by gate as W fin , H fin and EOT are reduced, (a) (b) thus reducing the bipolar gain. Although using L und shows small impact on reducing the bipolar gain, the I off of GeOI FinFET can be effectively reduced using L und , because L und significantly reduce the BTBT leakage I b,hole as shown in Fig. 8 . Reducing T BOX and EOT show less reduction in the I off of GeOI FinFETs since the BTBT leakage cannot be effectively suppressed by T BOX and EOT reduction. The HVT options shown in Fig. 4 are used to reduce the leakage of GeOI FinFET and Ge bulk FinFET two-way NAND circuits, as shown in Fig. 9 . The schematic view of HVT (L nud ) two-way NAND is shown in Fig. 9(a) , where the underlap region is marked with black thick line. The underlap region is only placed at the drain junction, which has the significant band overlap and BTBT. Fig. 9(b) shows the GeOI FinFET and Ge bulk FinFET two-way NAND leakages with various input pattern at V dd = 1 V. For input pattern (A,B) = (1,1), the leakage of GeOI FinFET two-way NAND is dominated by the BTBT-induced bipolar leakage (β × I b,hole ) of two parallel off pFETs. For (A,B) = (0,0), the leakage of two-way NAND is dominated by the two stacked off nFETs, and the leakage of the GeOI FinFET two-way NAND with (A,B) = (0,0) is reduced by one order of magnitude compared with GeOI FinFET two-way NAND with (A,B) = (1,1) . Therefore, the amplified BTBT leakage of GeOI FinFET can be suppressed by transistor stacking [28] . For GeOI and Ge bulk FinFETs two-way NAND, using HVT (L und ) shows lower leakage current than using HVT (L g ) and HVT(N ch ).
IV. CONCLUSION
The BTBT leakage triggered parasitic lateral bipolar effect needs to be considered for the GeOI FinFET. Using drainside underlap is a more effective strategy to reduce leakage for GeOI and Ge bulk FinFETs compared with increasing gate length and channel doping. The bipolar gain of GeOI FinFETs can be suppressed by reducing the fin width, fin height and EOT, increasing channel doping and gate length, and by transistor stacking.
